Hardware Implementation of

Finite-Field Arithmetic

   
Home
VHDL & ADA Codes
Table of contents
The Authors
Links & Material
Feedback

 

About The authors

Jean-Pierre Deschamps: received an MS degree in electrical engineering from the University of Louvain, Belgium, in 1967, a PhD degree in computer science from the Autonomous University of Barcelona, Spain, in 1983, and a PhD degree in electrical engineering from the Polytechnic School of Lausanne, Switzerland, in 1984. He worked in several companies and universities. He is currently a professor at the University Rovira i Virgili, Tarragona, Spain. His research interests include ASIC and FPGA design, digital arithmetic, and cryptography. He is the author of seven books and about a hundred international papers.
e-mail: jeanpierre.deschamps_at_urv.cat (replace `_at_´ with `@´)

José Luis Imaña: received the MS and PhD degrees, both in Physics, from Complutense University of Madrid, Spain, where he is currently a professor. His research interests include algorithms and VLSI architectures for computations in finite fields, cryptography, computer arithmetic, reconfigurable computing architectures, and formal methods in verification. He is the author of about 30 international papers and communications.
e-mail:  (replace `_at_´ with `@´)

Gustavo Sutter: received an MS degree in Computer Science from State University UNCPBA of Tandil (Buenos Aires), Argentina, and a PhD degree from the Autonomous University of Madrid, Spain. He has been a professor at the UNCPBA, Argentina, and is currently a professor at the Autonomous University of Madrid, Spain. His research interests includes ASIC and FPGA design, digital arithmetic, and development of embedded systems. He is the author of one book and more than 30 international papers and communications.
e-mail:  gustavo.sutter_at_uam.es (replace `_at_´ with `@´) http://www.eps.uam.es/~gsutter/

 

Home | VHDL & ADA Codes | Table of contents | The Authors | Links & Material | Feedback

This site was last updated 11/01/08